

Department of Electronics and Communication Engineering

Circular

It is informed that the first BoS Meeting will be held on 24-01-2024 at 11.00 am in the HoD's chamber to discuss the following agenda points.

AGENDA

Item-1: Introduction of all BoS Members

Item-2: Previous meeting minutes, dated 17th March, 2023 and the changes were made in accordance

Item-3: B.Tech ECE- III Year Course Structure and Detailed Syllabus

Item-4: Any other points with the permission of chair.



Mr. Ch.S.V. Maruthi Rao

HoD & Chairman BoS

Department of Electronics and Communication Engineering

Minutes of meeting:

Minutes of the Meeting of Board of Studies (BoS), ECE Department was conducted on 24-01-2024 at 11:00 am in Principal's Chamber.

AGENDA:

Item-1: Introduction of all BoS Members

Item-2: Previous meeting minutes, dated 17th March, 2023 and the changes were made in accordance

Item-3: B.Tech ECE- III Year Course Structure and Detailed Syllabus

Item-4: Any other points with the permission of chair.

Points discussed:

1. The minimum and maximum modes of the 8086 are included in Unit-I, and ARM is classified and applied in Unit-V.
2. The recommendations made by Dr. M. Asha Rani have resulted in changes to Microcontroller Unit-V now has the AMBA-APB protocols and the classification of ARM processors instead of the OMAP processor architecture.
3. Standard textbooks should cover every topic pertaining to processors and controllers.
4. The reference book "Donald Reay – OMAP" was removed, and the original book, "Kenneth J. Ayala – The 8051 Microcontroller," was moved to Textbooks.
5. Definitive guide to ARM Cortex M3 and Cortex M4 Processors by Joseph Yui from Newness Pb. was added as the fourth reference book.
6. In compliance with suggestions from Dr. M. Asha Rani and other board members, the Micro Controller credit limit has been increased to three.
7. One credit is awarded for the activity-based, non-laboratory course Logical Reasoning I.
8. Students in III-I take Data Communications and Computer Networks from Professional Elective-I (as in R22) as a professional core subject instead of taking IoT

M. Asha Rani

✓ [Signatures]

Architectures and protocols (both theory and lab) and IoT Architectures and protocols (theory) as Professional Elective-III.

9. A three-credit IOT course with two theory contact hours and two lab contact hours was suggested by Dr. M. Asha Rani. Rules for mark distribution must be developed that sufficiently balance theory and practice.
10. In compliance with Dr. R. Murali Prasad's recommendations in Control Systems Unit 1, the mathematical models of physical systems are converted to mathematical models of electrical systems, and control hardware and models are limited to DC servo motors. Signal flow graph is added.
11. As per the suggestions of Dr. R. Murali Prasad Unit 4 in control systems is modified as Introduction to Controllers and Compensators. The frequency domain methods design, Root-Loci method of feedback and controller design are removed and Lead and Lag compensation in designs is modified as Introduction to lead and lag compensators. A design specification in frequency domain is shifted to Unit-III.
12. Nagoor Kani's Control Engineering, third edition (Pb. RBA added in References).
13. Dr. M. Asha Rani's recommendations state that Computer Organization and Operating Systems Unit-I covers concepts related to data representation.
14. Dr. M. Asha Rani's recommendations state that every course needs to include the CO-PO Mapping Table and all COs. Each CO in the table must have a corresponding PO, or at least one.
15. The radiation resistances and small loop directivities of Unit I's antenna and wave propagation have been eliminated in compliance with Dr. R. Murali Prasad's recommendations.
16. The J.D. Kraus textbook and the K.D. Prasad Swapped reference book were used in compliance with the advice of Dr: R. Murali Prasad.
17. Dr. M. Asha Rani's suggestions led to the elimination of Unit I's BiCMOS Circuits in Basic Electrical Properties. Only ripple carry adders and logarithmic and funnel shifters are permitted for shifters in Unit-IV. Booth and Array are the only multipliers that are available. The counters are removed.
18. The Fourier Transform, Fourier Series, Laplace Transform, and Z-Transform relation are removed from the Digital Signal Processing Unit-II with the approval of each member of the Board of Directors, as they are covered in Signals and Systems (II-I). With BOS's approval, concepts related to finite word length effects are completely removed from Unit-V and Unit-IV frequency sampling techniques (covered in S&S).

M. Asha Rani

✓ [Signature]

[Signature]

[Signature] 24/1/24

[Signature] 21/1/24

[Signature]

Sreyas Institute of Engineering and Technology

An Autonomous Institution

Approved by AICTE, Affiliated to JNTUH



Accredited by NAAC-A Grade, NBA (CSE, ECE & ME) & ISO 9001:2015 Certified

19. Dr. M. Asha Rani's recommendations have led to the relocation of multi-rate digital signal processing from Unit-I to Unit-V.
20. Data flow/Behavioral model is used to implement CMOS VLSI Design Laboratory part-I in accordance with Dr. M. Asha Rani's recommendations. We eliminate Experiment 1. "32-to-1 multiplexer and 1-16 demultiplexer" replaced the original "8-1 multiplexer and 1-8 demultiplexer" second experiment. Relevant Analysis is the new name for IR Drop Analysis and Cross Talk Analysis in Part II.
21. The network analyzer in the Advanced Communications Laboratory was taken out. Software such as Matlab, Scilab, HFSS, or an equivalent must be used for conducting experiments. Experiment 9 and 10 to be removed and four new experiments have added.
22. As per the suggestions of BOS Members, Industry Oriented Mini Project /Internship credits changed from 2 to 1 and 1 credit given to a Activity oriented non laboratory course Logical Reasoning-II.
23. As per suggestion of BOS Members, IOT Architecture and Protocols subject under Professional Elective – III will be accommodated with few sessions of lab as part of a practical approach for learning.
24. As per the suggestions of BOS Members, Computer Organization & Operating Systems in Professional Elective - III is changed to Computer Organization & Architecture (PE – III), and Operating Systems is offered as an Open Elective – I (in III – II) by Computer Science and Engineering Department / Allied branches.

The Board of Studies meeting was concluded with vote of thanks.

M. Asha Rani

Hodh

Jung













29/11/24

A.P. 29/11/24

29/11/24

29/11/24

Department of Electronics and Communication Engineering Board of Studies - Members

S.No	Name	Designation	Position	Signature
1	Mr. Ch.S.V.Maruthi Rao	HoD, ECE	Chairman	
2	Dr. M.Asharani	Prof of ECE, JNTUH, UCEH	University Nominee	M.A. 24/1/2024
3	Mr.TS Rashad	Scientist-F RCI, Hyderabad	Industrialist	
4	Dr. J.Pandu	Prof, SIET	Specialized Faculty-1	
5	Dr. N. Madhu	Assoc. Prof, SIET	Specialized Faculty-2	
6	Mr. B.Sreenivasu	Assoc. Prof, SIET	Specialized Faculty-3	
7	Mr. K. Srivatsa	Firmware Developer, People Tech Group	Alumni Student	
8	Dr.R.Murali prasad	Professor, Department of ECE, Institute of Aeronautical Engineering, Hyderabad	Subject Expert-1	
9	Dr.I.Sharath Chandra	Associate Professor, Department of ECE, Matrusri Engineering College, Hyderabad	Subject Expert-2	
10	Mrs. A. Sowjanya	Asst. Professor, SIET	Faculty	
11	Mr. G. Vijay Goud	Assoc. Professor, SIET	Faculty	
12	Mrs. B. Spandana	Asst. Professor, SIET	Faculty	
13	Mrs. S. Asha Latha	Asst. Professor, SIET	Faculty	
14	Mrs. M. Pavani	Asst. Professor, SIET	Faculty	
15	Mr. Ch. RamaKrishna	Asst. Professor, SIET	Faculty	

Photos – Offline participation

